



AD A 0 73439



AD

RDTE PROJECT NO./NSN

TECOM PROJECT NO. 5-CO-APO-VPR-101

TEST AGENCY REPORT NO. APG-MT-5252

TEST SPONSOR US ARMY TEST AND

EVALUATION COMMAND

TRADOC AC NO. NOT AVAILABLE

FINAL REPORT


RESEARCH AND DEVELOPMENT

OF


INSTRUMENTATION PROGRAM, VEHICLE

PERFORMANCE RECORDER

**JUNE 1979** 



Approved for public release; Distribution Unlimited



DISTRIBUTION UNLIMITED.

US ARMY ABERDEEN PROVING GROUND ABERDEEN PROVING GROUND, MARYLAND 21005

79 09 4 039

DOC FILE COPY.

# DISCLAIMER

Information and data contained in this document are based on input available at the time of preparation. Because the results may be subject to change, this document should not be construed to represent the official position of the US Army Materiel Development and Readiness Command unless so stated.

The use of trade names in this report does not constitute an official indorsement or approval of the use of such commercial hardware or software. This report may not be cited for purposes of advertisement.

Unclassified
SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

1 REPORT NUMBER 2. GOVT ACCESSION NO	BEFORE COMPLETING FORM
	O. 3. RECIPIENTIS CHARLES G NUMBER
TECOM Proj No. 5-CO-APO-VPR-101	rept.
A. TITLE (and Subtitle)	Final 29 November 271
RESEARCH AND DEVELOPMENT OF INSTRUMENTATION	25 May 178,
PROGRAM, VEHICLE PERFORMANCE RECORDER	S RESCONING OF REPORT NUMBE
The second secon	4 APG-MT-5252
7. AUTHOR(a)	CONTRACT OR GRANT NUMBER(+)
C. L. Francis	None
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TA
Materiel Testing Directorate	AREA & WORK UNIT NUMBERS
ATTN: STEAP-MT-G	None
Aberdeen Proving Ground, MD 21005	
11. CONTROLLING OFFICE NAME AND ADDRESS	PERORT DATE
Commander, US Army Test and Evaluation Command	June 79
Aberdeen Proving Ground, MD 21005	55
14. MONITORING AGENCY NAME & ADDRESS(II dillerent from Controlling Office)	15. SECURITY CLASS. (of this report)
(12) 67	Unclassified
None ( )	
A series and a ser	15. DECLASSIFICATION/DOWNGRADIN SCHEDULE None
16. DISTRIBUTION STATEMENT (of this Report)	Thone
DISTRIBUTION STA	(TEMENT X
Unlimited distribution.	
Approved for pub	
Distribution Ur	ilimited
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different i	Inc. Beneat
bistrated from Statement (of the abstract entered in bistrate so, it different	Kepoti,
None	
18. SUPPLEMENTARY NOTES	
18. SUPPLEMENTARY NOTES	
18. SUPPLEMENTARY NOTES  None	
None	
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number	
None  19. KEY WORDS (Continue on reverse side if necessary and identity by block number Data acquisition system Digital recording	g system
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number Data acquisition system Digital recording Data logger, programmable Instrumentation,	
None  19. KEY WORDS (Continue on reverse elde II necessary and identity by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system	g system
None  19. KEY WORDS (Continue on reverse elde II necessary and identity by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system  Vehicle monitoring system	g system data acquisition
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system  Vehicle monitoring system  20. ABSTRACT (Continue on reverse side if necessary and identify by block number	g system data acquisition
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system  Vehicle monitoring system  20. ABSTRACT (Continue on reverse side if necessary and identify by block number)  At the present time automotive test data relative	g system data acquisition  or
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system  Vehicle monitoring system  20. ABSTRACT (Continue on reverse side if necessary and identify by block number of the present time automotive test data relative vironment is gathered by tachographs, analog tages.	g system data acquisition  ve to use and operational en pe recorders, and pulse code
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system Vehicle monitoring system  20. ABSTRACT (Continue on reverse side if necessary and identify by block number of the present time automotive test data relative vironment is gathered by tachographs, analog tag modulation (PCM) encoders. This project was to	g system data acquisition  o  ve to use and operational en pe recorders, and pulse code develop a Vehicle Performan
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system Vehicle monitoring system  20. ABSTRACT (Continue on reverse side if necessary and identify by block number of the present time automotive test data relative vironment is gathered by tachographs, analog tag modulation (PCM) encoders. This project was to Recorder (VPR) to augment the existing automotive	y system data acquisition  ye to use and operational en pe recorders, and pulse code develop a Vehicle Performan ye test capability. The des
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system Vehicle monitoring system  20. ABSTRACT (Continue on reverse of the increasery and identify by block number of the present time automotive test data relative vironment is gathered by tachographs, analog tag modulation (PCM) encoders. This project was to Recorder (VPR) to augment the existing automotive objectives of the VPR were: self-contained, and digital recording, programmable, not require an	ye to use and operational en pe recorders, and pulse code develop a Vehicle Performan we test capability. The des alog and digital inputs, on site or skilled operator
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system Vehicle monitoring system  20. ABSTRACT (Continue on reverse side if necessary and identify by block number of the present time automotive test data relative vironment is gathered by tachographs, analog tag modulation (PCM) encoders. This project was to Recorder (VPR) to augment the existing automotive objectives of the VPR were: self-contained, analog tag and the project was to the project was to self-contained, and the project was to the project was to self-contained, and the project was to self-contained, and the project was to self-contained.	ye to use and operational en pe recorders, and pulse code develop a Vehicle Performan we test capability. The des alog and digital inputs, on site or skilled operator
None  19. KEY WORDS (Continue on reverse elde if necessary and identity by block number  Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system Vehicle monitoring system  20. ABSTRACT (Continue on reverse stab if recessary and identity by block number  At the present time automotive test data relative vironment is gathered by tachographs, analog tay modulation (PCM) encoders. This project was to Recorder (VPR) to augment the existing automotive objectives of the VPR were: self-contained, and digital recording, programmable, not require an 8-hour capacity, 0.1% analog accuracy, 30-second	ye to use and operational en pe recorders, and pulse code develop a Vehicle Performan we test capability. The des alog and digital inputs, on site or skilled operator
None  19. KEY WORDS (Continue on reverse side if necessary and identify by block number Data acquisition system Digital recording Data logger, programmable Instrumentation, Vehicle recording system  Vehicle monitoring system  20. ABSTRACT (Continue as reverse side if necessary and identify by block number of the present time automotive test data relative vironment is gathered by tachographs, analog tag modulation (PCM) encoders. This project was to Recorder (VPR) to augment the existing automotive objectives of the VPR were: self-contained, and digital recording, programmable, not require an 8-hour capacity, 0.1% analog accuracy, 30-second	ye to use and operational en pe recorders, and pulse code develop a Vehicle Performan we test capability. The des alog and digital inputs, on site or skilled operator

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

20. in US Army Aberdeen Proving Ground (APG) environment, 28 VDC operation, and internal battery operation. A unit which meets these objectives is described in detail. The VPR uses a commercial cassette recorder and a custom controller to provide a flexible, low-power consumption data acquisition system. A description of alternative systems is also provided. It is concluded that: a) the VPR satisfies a wide variety of measurement needs; b) commercially manufactured units now exist with a wide spectrum of capabilities; c) the Army developed Vehicle Monitoring System (VMS) may be available in the future; d) no single unit satisfies all possible data acquisition requirements. It is recommended that a commercially available unit be used if possible; if not then the VPR be used.

Unclassified

# TABLE OF CONTENTS

		PAGE
ABSTI FOREV		1 2
	SECTION 1. BODY	
1.	BACKGROUND	3
2.	OBJECTIVES	3 4
3.1	RECORDING SYSTEM DESIGN	4
3.2	PLAYBACK SYSTEM DESIGN	10
3.3	DATA INTEGRITY TEST	12
3.4	EXAMPLES	13
3.5	RECOMMENDED MODIFICATIONS	20
3.6	COMMENTS	20
4.	CONCLUSIONS	22
5.	RECOMMENDATION	22
	SECTION 2. APPENDICES	
A	REFERENCES	A-1
В	DETAILS OF VPR HARDWARE	B-1
C	PLAYBACK SYSTEM DATA FORMAT	C-1
D	DETAILS OF READOUT UNIT	D-1
E	DETAILS OF CALCULATOR INTERFACE	E-1
F	ABBREVIATIONS	F-1
G	DISTRIBUTION LIST	G-1

NTIS	White Section
DDC	Buff Section []
UNANNOUS	ico D
JUSTICAL	101
	CHIJAYAH AHHITY CODES
DISTRIBUT	DONANAHABRUTY CODES
DISTRIBUT	

### **ABSTRACT**

At the present time automotive test data relative to use and operational environment is gathered by tachographs, analog tape recorders, and pulse code modulation (PCM) encoders. This project was to develop a Vehicle Performance Recorder (VPR) to augment the existing automotive test capability. The design objectives of the VPR were: self-contained, analog and digital inputs, digital recording, programmable, not require an on site or skilled operator, 8-hour capacity, 0.1% analog accuracy, 30-second time resolution, useable in US Army Aberdeen Proving Ground (APG) environment, 28 VDC operation, and internal battery operation. A unit which meets these objectives is described in detail. The VPR uses a commercial cassette recorder and a custom controller to provide a flexible, low-power consumption data acquisition system. A description of alternative systems is also provided. It is concluded that: a) commercially manufactured units now exist with a wide spectrum of capabilities; c) the Army developed Vehicle Monitoring System (VMS) may be available in the future; d) no single unit satisifies all possible data acquistion requirements. It is recommended that a commercially available unit be used if possible; if not then the VPR be used.

### FOREWORD

The Materiel Testing Directorate, US Army Aberdeen Proving Ground, was responsible for program planning, system development, fabrication, testing, and reporting. 2LT V. M. Lopez was responsible for input transducer and signal conditioning development, software development, and field testing.

#### SECTION 1. BODY

#### BACKGROUND

At the present time no single piece of instrumentation exists to gather use and operation environmental data during automotive testing. This type of data is important in determining that the same level of testing is applied to all vehicles and if properly analyzed should aid in predicting and evaluating failures. The type of indicators which are measured to provide this kind of information are listed in table 1-1. Additional applications include human factors engineering and vehicle course signature.

# TABLE 1-1. USEAGE AND ENVIRONMENTAL INDICATORS

Oil temperature
Oil pressure
Cooling system temperature
Ambient temperature
Electrical load
Average rpm
Shock/vibration

Clutch operations
Brake applications
Time spent in each gear
Average speed
Average acceleration
Peak acceleration

Tachographs are presently used to gather data on some of the indicators. However, the tachographs are not completely satisfactory since they are low resolution devices which must be analyzed by hand. At the other end of spectrum analog tape recorders and pulse code modulation (PCM) encoders are used when high-frequency, high-resolution, multichannel data acquisition is required. These instruments are very expensive, require an operator in attendance, and the analog recorder tape must be digitized before analysis can take place.

In order to bridge the gap between these extremes and augment the automotive test capability, a program to develop a vehicle performance recorder (VPR) was initiated.

#### 2. OBJECTIVES

The objective of this program was to develop a data acquisition system for automotive testing which had the following characteristics:

- a. Self-contained in a single enclosure which can be moved and installed by a single individual.
  - b. Able to accept both analog and digital transducer inputs.

- c. Record the data in a digital format so that processing will be expedited.
- d. Be programmable in terms of number of channels, type of channels (analog or digital), sequence of channels, and data rate.
  - e. Capable of unattended operation.
  - f. Not require a skilled operator.
  - g. Able to accept data for 8 hours without intervention.
  - h. 0.1% analog accuracy (acquisition system, not transducers).
  - i. Capable of 30-second time resolution.
  - j. Capable of operation in the standard test environment.
- k. Able to operate from standard vehicle power (28 VDC) or from internal battery for up to 8 hours.

## 3. DETAILS OF PROJECT

### 3.1 RECORDING SYSTEM DESIGN

# 3.1.1 Selection of a Storage Medium

The two practical storage mediums available when the design began were solid-state memory and magnetic tape. Magnetic tape was chosen because it offered more storage per unit volume and more storage per unit power consumed than the solid state memory. In addition, the tape can be removed easily for the data analysis whereas the solid state memory cannot (a separate field retrieval capability would have to be supplied). The disadvantages of the magnetic tape are the maintenance of the recording mechanism, the cost of the tape itself, and the possiblility of data dropout.

### 3.1.2 Selection of a Recorder

Once the decision was made to use magnetic tape, an evaluation of commercial recorders was made. The criteria considered were:

- a. Size.
- b. Power consumption.
- c. Ease of interface.
- d. Ease of operation.

- 3.1.2 (Cont'd)
  - e. Ability to operate for 8 hours without intervention.
  - f. Environmental specifications.

The final choice was a Datel model LPS-16 write-only incremental digital cassette recorder using complimentary metal-oxide semiconductor (CMOS) electronics. The LPS-16 contains a 16-channel analog multiplexer and 12-bit analog to digital (A/D) converter for analog processing plus a separate input port for digital information. Some of the manufacturers specifications are:

- a. Size: 4 by 4-1/2 by 7-1/2 inches (10.2 by 11.4 by 19.0 cm).
- b. Power: 12 VDC; 80 milliamperes when recording, 10 microamperes during standby.
  - c. Temperature range: -10° to 60° C (14° to 140° F).
  - d. Relative humidity: 10% to 95% without condensation.
  - e. Weight: 2 pounds (9.1 kilograms).
  - f. Storage capacity: 120,000 16-bit words.
  - g. Data recording rate: five 16-bit words per second maximum.

Complete specifications and operating procedures are in reference 1.

The use of a standard tape cassette makes loading and operation easy. The use of external CMOS control circuitry makes the interface to the recorder straightforward. At a recording rate of four words per second, unattended recording for 8 hours is possible. The use of CMOS electronics and incremental recording keeps power consumption low so that battery operation is possible. A picture of the LPS-16 is in figure 3.1-1.




Figure 3.1-1. Cassette recorder used in VPR.

# 3.1.3 Controller Design

The recorder contains all of the electronics for A/D conversion and writing on tape. However, an external controller is required to provide system timing, sample rate selection, and number, sequence, and type of channel selection. The primary considerations in the controller design were:

- a. Use of CMOS electronics, where possible, to ensure interface compatibility with the recorder.
  - b. Keep power consumption as low as possible.
  - c. Keep size as small as possible.
  - d. Provide as much flexibility in control as possible.

The important features of the controller design which evolved are:

a. A crystal controlled oscillator with dividers to provide a precise clock for the system.

- b. An externally addressable programmable read-only memory (PROM) to provide channel number, sequence, and type control.
- c. A digital control bus which allows digital data cards to be inserted in any card slot or several digital data channels to be placed on the same circuit card.

No CMOS compatible or other low power consumption PROMs were available for use on the VPR. Therefore, it was necessary to use standard fuseable link bipolar PROMs. In normal use, these PROMs are not CMOS compatible and have a very high power consumption which is not desireable. However, a special pulsed power mode of operation was developed which allows these PROMs to operate at a few-thousandths of their normal power consumption. Low power or pulsed power interfacing was also utilized.

# 3.1.4 Power Supply Design

Two of the original objectives were to allow for 28 VDC vehicle power or for internal battery power. The use of CMOS electronics and incremental recording ensures low power consumption. A 12-volt, 4.5-ampere-hour rechargeable battery was chosen for use as the system battery. This capacity battery will supply the recorder, the controller, and signal conditioning for 8 hours at the highest sampling rate (longer periods at slower sampling rates are possible). A series regulator circuit was chosen to reduce the 28 VDC vehicle power to 12 volts for charging the battery and operating the electronics. When vehicle power is used, the battery remains in the circuit to reduce the effects of vehicle power system noise upon VPR operation.

# 3.1.5 Total System Configuration

A block diagram of the complete VPR system is in figure 3.1-2. The specifications for the VPR are:

- a. Size: 13 by 17 by 11 inches (33.0 by 43.1 by 27.9 cm).
- b. Weight: 15 pounds (6.8 kilograms).
- c. Number of Data Channels: Programmable from 1 to 16.
- d. Type of data channels: Programmable for analog or digital in any mixture which does not exceed 16 total channels.
- e. Sequence of data channels: Programmable to provide any random or sequential scheme of up to 256 steps desired.
- f. Program start address: Selected by a switch register to any value between 0 and 256. Thus, many short data acquisition programs may be stored on a single PROM and addressed by the switch register or only a portion of a program may be selected.




Figure 3.1-2. Block diagram of VPR.

## 3.1.5 (Cont'd)

- g. Data recording rate: Eight switch selectable values from  $4~\mathrm{Hz}$  to  $0.03125~\mathrm{Hz}$  in binary steps.
  - h. External power: When used, 18 to 28 VDC at 0.8 amperes maximum.
- i. External digital input: Up to 12 bits, positive-true, CMOS compatible data for each channel. A digital formatter circuit is required for each digital channel.
- j. External analog input: ±5 volts full scale with ±10 volts maximum overload. Digitized to 12 bit 2's complement format.

A picture of the VPR is in figure 3.1-3.




Figure 3.1-3. Vehicle performance recorder.

Operation of the VPR involves the following steps:

- a. Determine the channel type, number, and sequence.
- b. Install the appropriate digital and analog input circuit cards in the VPR.
- c. Program the PROMs with this control sequence and install in the  $\ensuremath{\mathsf{VPR}}$ .

- d. Set the data recording rate switch and the PROM start address to the appropriate values.
  - e. Install the VPR on the vehicle.
  - f. Connect the vehicle transducers to the VPR.
  - g. Insert a cassette tape cartridge in the VPR recorder.
  - h. Turn the VPR on when ready to take data.
- i. When cassette is full or test is finished, turn off power and remove cassette.

With the exception of the recorder, all circuitry was designed and fabricated in-house. A system interconnection diagram, schematic diagrams, detailed circuit description, and PROM programming instructions are in appendix B.

## 3.2 PLAYBACK SYSTEM DESIGN

# 3.2.1 Cassette Reader

A special cassette tape reader is required to read the data from the tape. A Datel LPS-16R was purchased for this requirement. The LPS-16R reads the data off the tape, formats it into a 16-bit word, and provides a word sync pulse when the data is valid. A complete description of the LPS-16R is contained in reference 2.

# 3.2.2 Computer Compatible Tape Unit

The LPS-16R will read a full tape in approximately 20 minutes at a rate of 94 words per second. This rate is too slow for connection directly to a computer. Therefore, a 9-track, 800-character per inch, computer compatible write-only tape deck and an interface to the LPS-16R were purchased. A description of the tape deck is in reference 3 and a description of the interface unit is in reference 4. Approximately 80 cassette tapes can be stored on a standard magnetic tape.

The procedure for transferring data from the cassette to the standard tape is:

- a. Mount the standard cassette tapes and set to load point.
- b. Set the header switches on the interface unit to the desired header.
  - c. Press the run button.
- d. When the transfer is completed, the unit will automatically shut off.

e. The cassette can be removed and another cassette loaded for transfer to the same standard tape.

A picture of the playback system is in figure 3.2-1.



Figure 3.2-1. VPR playback system.

# 3.2.3 Readout Unit

The computer compatible tape unit is useful once the system has been fully checked out. However, during initial setup and testing, the sequence is too time consuming for efficient field use. For this reason, a separate readout unit which connects directly to the LPS-16R was developed. The readout unit contains a channel address display and a data display along with a push button to advance the tape one word at a time. The channel address display provides the decimal channel number (0-15). The data display provides a decimal number in the range -2048 to +2047 which must be multiplied by a scale factor to convert to the actual input units. The unit contains no memory or word counter so it is not useful for long data searches. But it does

provide sufficient information to allow checking that the correct PROM program is operational and that the input tranducers and signal conditioning are working properly.

A picture of the readout unit is in figure 3.2-2. Details of the readout unit are in appendix D.




Figure 3.2-2. VPR readout unit.

# 3.2.4 Calculator Interface

During the field testing of the VPR, it became apparent that a faster turn around and more flexible processing technique were desirable. To achieve these goals the LPS-16R was interfaced to a Hewlett-Packard 9825 calculator. This interface allows data to be read from the cassette tape into the calculator memory for immediate processing and analysis.

Details of the calculator interface are in appendix E.

## 3.3 DATA INTEGRITY TEST

A major problem with digital recording is that a single bit error in a word can drastically change the value of the digital word. Generally, parity checks and/or read after write techniques are applied

to reduce the effect of errors. However, the LPS-16 does not employ any of these techniques. The manufacturer specifies the bit error rate of the LPS-16 and LPS-16R as 1 bit in  $10^7$  each while the remainder of the playback system is rated at 2 bits in  $10^7$ . For the entire system the bit error rate is roughly 1 error per full cassette.

A test was conducted to determine if the actual error rate agreed with this value. The test was carried out by placing a known voltage at the analog input to the VPR. The system was allowed to record until the cassette was full or nearly full. The data on the cassette was transferred to a standard tape using the playback system. A computer program then examined the data to determine that the channel address and data value were as expected.

In general, the last word on a file was in error. This occurs because when the recorder is shut off or runs out of tape it may be in the middle of recording a word. The word is truncated which results in the error. These errors were not counted as bit errors.

Occasional errors in the first word or two on a file were found. These errors appear to be the result of loose tape. These errors were not counted as bit errors. Based on these observations, the first and last words on a file should be disregarded.

In addition to the errors at the beginning and end of a file three words were found to be in error out of 710,070 total words recorded. The difference between the words with errors and the correct words was examined. None of the errors resulted from a single bit error, but rather from multiple bit differences with shifts of the entire word. Thus, the errors appear to result from a hardware malfunction or tape imperfections longer than one word.

An additional test was carried out with the VPR mounted on a shaker to simulate vibration during data acquisition. A 17.5 Hz sinusoidal waveform at a 1 g level was applied (separately, not simultaneously) to the x, y, and z axis of the VPR. No errors above what was expected from the nonvibrational tests were found.

#### 3.4. EXAMPLES

### 3.4.1 Time In Gear

For this test a switch plate was attached to the gear shift of an M35 truck. The switches activated logic circuitry on a signal conditioning card located in the VPR which provided a digital word for recording. A thumbwheel switch operated by the driver was also included to allow coding the particular test course in use. The switches were sampled at the rate of once per second.

# 3.4.1 (Cont'd)

Analysis was carried out on the 9825 calculator. A program was written which counted the number of times a gear was used and the amount of time spent in a particular gear. A sample of the program output is in figure 3.4-1

Date: 9 February 1979 Time: AM
Test: Gear Identification on Vehicle M35AC USA#NK06UU
Course: Churchville Automotive Course
Length of Test: 3.02 hr.

remain of lest. 5.65 Hr.			
	Low Range	Hish Ranse	Unit
First Gear:			
Number Times Gear Used:		1.00	
Total Time in Gear:		7.00	sec
% of Course Time in Gear:	0.00	0.12	%
Mean Time in Gear:	0.00	7.00	sec
Deviation:	0.00	0.00	sec
Second Gear:		0.00	~~~
Number Times Gear Used:	35.00	2.00	
Total Time in Gear:	1183.50	16.00	sec
	4	0.14	%
Mean Time in Cear:	33.81	8.00	sec
% of Course lime in Gear: Mean Time in Gear: Deviation:	23.96	2.83	SEC
Third Gear:	40.70	2.00	26.0
	ee oo	4 00	
Number Times Gear Used: Total Time in Gear:	00.00	4.00	
lotal lime in Gear:	3/31.00	78.00	sec
% of Course Time in Gear:	34.04	0.72	%
Mean lime in Gear:	67.84	19.50	sec
Mean Time in Gear: Deviation:	170.06	13.08	sec
rourth Lear:			
Mumber Times Gear Used: Total Time in Gear:	45.00	2.00	
Total Time in Gear:	1275.00	195.00	SEC
7 of Course lime in Gear:	11.64	1.78	%
Mean Time in Gear:	28.34	97.50	SEC
Deviation:	28.94	101.12	sec
Fifth Gear:			
Number Times Gear Used:	44.00	0.00	
Total Time in Gear:	2243.00	0.00	sec
% of Course Time in Gear:	20.46	0.00	%
Mean Time in Gear:	50.98	0.00	sec
Deviation:	44.77	0.00	sec
Reverse:		0.00	
Mumber Times Gear Used:	1.00	0.00	
Total Time in Gear:	16.00	0.00	sec
% of Course Time in Gear:	0.30	0.00	%
Mean Time im Gear:	16.00	0.00	sec
Deviation:	0.00	0.00	sec
Neutral Gear:	0.00	0.00	250
Number Times in Gear:		27.00	
Total Time in Gear:	21	24.00	
% of Course Time in Gear:	21	19.38	sec
Mean Time in Gear:			%
		78.67	sec
Neviation:		51.21	sec
Figure 7 4-1 Sample of program	n output for	rime in dear te	ST.

# 3.4.2 Vehicle Data

For this test an M151 vehicle was instrumented to measure speed, rpm, battery voltage, brake use, engine temperature, and engine oil pressure. Speed, rpm, and brake use were processed in a digital format by the signal conditioning cards. The other parameters were processed in an analog format. The data rate was two samples per second.

Analysis was carried out on the 9825 calculator. A program was written which processed the raw data to convert it to engineering units, find maximum, minimum, and average values, and plot or list the results. A sample of the program output is in figure 3.4-2. Plots of a portion of a test are in figure 3.4-3.

## VPR ROAD TEST

Test: No. 2 % of Time in Motion: 99.62 %	Date: 23 August 1978
SPEED Maximum: 45.74 mph Minimum: 0.00 mph % above 40 mph: 20.20	Deviation: 10.60 mph
RPM Maximum: 2700.00 rpm Minimum: 0.00 rpm % above 5000 rpm: 0.00	Mean: 1972.73 rpm Deviation: 360.00 rpm % below 2000 rpm: 43.50
OIL PRESSURE Maximum: 41.62 lbs Minimum: 0.00 lbs % above 38 lbs: 27.10	
ENGINE TEMPERATURE Maximum: 70.19 dea C Minimum: 20.00 dea C	Mean: 61.84 deg C Deviation: 4.94 deg C
BATTERY VOLTAGE Maximum: 29.11 volts Minimum: 25.86 volts	Mean: 27.36 volts Deviation: 0.24 volts
BRAKE USAGE Number times used: 13 % time used: 0.03	Mean Duration: 4.83 sec Deviation: 0.03 sec

Figure 3.4-2. Sample of program output for six channels of vehicle data.




Figure 3.4-3. Sample plots of six channels of vehicle data.





Figure 3.4-3. Continued.



# 3.4.3 Long-Term Unattended Operation

As an example of the long-term unattended data collection capability of the VPR, two analog temperature channels were recorded over a 4.5-day period. One recorded the indoor temperature and the other the outdoor temperature at building 370. The sample rate was one channel every 32 seconds. Data collection was automatic once the VPR was started. The plot is in figure 3.4-4.




Figure 3.4-4. Plot of temperature data collected on VPR.

## 3.5 RECOMMENDED MODIFICATIONS

During the testing of the VPR several deficiencies were discovered in the system. If additional systems were to be built, modification of the VPR to correct these problems would be advantageous. The suggested modifications are:

- a. Use a 16 VDC battery for internal power with an additional series regulator to provide a constant operating voltage for the LPS-16. The offset and gain of the analog input of the LPS-16 are a function of supply voltage. The internal battery voltage changes with time resulting in some inaccuracy in analog voltage measurement.
- b. Modify the LPS-16 to provide a continuous power supply to the analog multiplexers. The analog multiplexer power supply is turned on only when a data sample is taken to reduce power consumption. In the on state the input impedance is 100 megohm; in the off state the input impedance is 10 kilohm. The change in impedance presents problems to some transducers.
- c. Include a negative power supply in the VPR package. Many transducers and/or their signal conditioning require a negative supply voltage.
- d. Utilize a CMOS PROM in place of the bipolar circuity. Although a suitable CMOS PROM is not presently available, continual advances in technology point to availability in the near future.
- e. Develop a better back plane for the system. The present back plane couples noise from digital channels into the low level analog channels.
- f. Use hexadecimal coded thumbwheel switches for the START ADDRESS rather than the octal switches to match the PROM addressing.

### 3.6 COMMENTS

Although the technology utilized at the start of the project was close to the available state-of-the-art, rapid changes in technology have advanced the present state-of-the art. In particular, the development of CMOS microprocessors, low power solid state memory, magnetic bubble memory, and higher density cassette recorders make possible the development of more sophisticated and higher capability data acquisition systems than the present VPR. As a result, a number of commercial manufacturers have introduced products which provide a wide variety of data acquisition configurations. However, most do not have the programming or interfacing flexibility or the digital data handling capability of the VPR. Table 3.6-1 lists several of the commercial systems available. The list is not intended to be inclusive, only to provide a sample of the type of commercial systems available.

3.6 (Cont'd)

## TABLE 3.6-1. SAMPLE COMMERCIAL DATA ACQUISITION SYSTEMS

- 1. A.D. DATA SYSTEMS, INC. Model ML-10 "Minilogger". 10 analog input channels, 8 bit accuracy; 32 digital input bits; cassette recorder; stand-alone battery operation; real time clock; internal LCD display of time and data; RS-232 output; input range switching; -5° C to +55° C; 8 pounds; 14 X 32 X 30 cm (HWD).
- 2. DATEL SYSTEMS, INC. Mc 1 DL-2 Datalogger 64 analog input channels, 12 bit accuracy, 36 digital input bits; cassette recorder; stand-alone battery operation; real time data clock; -20° C to +70° C; 20 pounds; 31 X 31 X 25 cm (HWD).
- 3. DIGALOG SYSTEMS INC. Model DLI 203 Data Acquisition/Record/Playback System up to 128 analog input channels, 12 bit accuracy; 16 digital input bits; cassette or nine track tape recorder; real time clock; keyboard and display; RS-232 output; sample rate over 1,000 per second; microprocessor control; flexible programming; 100 pounds; 75 X 49 X 36 cm (HWD).
- 4. DYNATECH MICROSYSTEMS Model 6201/6205 Microprocessor/Cassette Data System up to 128 analog input channels, 10 bit accuracy; 32 digital input bits; cassette recorder; real time clock; LED display of time and data; RS-232 output; input range switching; microprocessor control; 35 pounds; 28 X 49 X 41 cm (HWD).
- 5. ELECTRO/GENERAL CORP. Model 401 "Datamyte" One analog input channel, 8 bit accuracy; 3 totalize inputs; solid state memory (battery backup); run time clock; RS-232 output; microprocessor control; -40° C to +60° C; 5 pounds; 8 X 19 X 19 cm (HWD).
- 6. MTS SYSTEMS CORP. Portable Data Analyzer 8 analog input channels, 12 bit accuracy; cassette recorder; solid state memory (battery backup); RS-232 output; keyboard and display; microprocessor control; -28° C to +49° C; 35 pounds; 26 X 46 X 31 cm (HWD).
- 7. ROCKWELL INTERNATIONAL Tripmaster Instrumentation System A complete system including sensor set (36 parameters available) microprocessor based data acquisition unit (solid state memory), data retrieval unit (cassette), and software package. Designed specifically for automotive applications.
- 8. ROCKWELL INTERNATIONAL Tripmaster Trip Recording System A complete system to monitor road speed and engine speed plus one other parameter including sensor set, microprocessor based data acquisition unit (solid state memory), data retrival unit (cassette), and software package. Designed specifically for automotive applications.

In addition, the US Army Tank-Automotive Research and Development Command (TARADCOM) has supported a \$1 million contractor development effort for a Vehicle Monitoring System (VMS). The VMS includes a sensor set, a microprocessor based data acquisition system, data transfer unit, and a software package. VMS is designed to provide use, condition and maintenance information on a vehicle in the field. Initially, the VMS is targetted for the M35A2 and M113A1 vehicles. A single prototype has been constructed and is presently undergoing evaluation at APG. The VMS is similar in concept to unit 7 of table 3.6-1 except that it is specifically designed to meet the requirements of military vehicle evaluation. However, a decision to begin production on VMS is probably 1 year away with projected delivery at least 2 years away. Final cost and availability to APG is unknown.

The cost of additional copies of the VPR is estimated to be \$2,500 for parts and 240 man-hours for assembly (single copies).

#### 4. CONCLUSIONS

It is concluded that:

- a. The VPR provides a flexible data acquisition system which satisfies a wide variety of measurement requirements.
- b. A number of commercially manufactured units with a wide spectrum of capabilities also exists.
  - c. The army-developed VMS may possibly be available in the future.
  - d. No single unit satisfies all possible data acquisition problems.

#### 5. RECOMMENDATION

It is recommended that a commercial design of programmable vehicle performance recorder be procured in a quantity and configuration that will satisfy proving ground measurement needs.

# SECTION 2. APPENDICES

# APPENDIX A - REFERENCES

- "LPS-16 Cassette Data Logger Instruction Manual," Document Number LPSBM01401, Datel Systems, Inc., Canton, MA.
- 2. "LPS-16R Interface Manual," Datel Systems, Inc., Canton, MA.
- "1300/1500 Operation and Maintenance Manual," Digi-Data Corporation, Jessup, MD.
- 4. "Digital Recording System Technical Manual QSI Model 108," Quad Systems, Inc., Rockville, MD.
- 5. "Series 90 Prom Programmer Operating Manual," PRO-LOG Corportation Monterey, CA.

#### APPENDIX B - DETAILS OF VPR HARDWARE

Control Card 1 Circuit Description	B-2
Control Card 2 Circuit Description	B-4
Control Card Layout Diagrams	В-7
Control Card Wire Lists	В-9
Edge Connector Lists	B-14
Schematic Diagrams	B-16
PROM Programming Instructions	B-20

#### CONTROL CARD 1 DESCRIPTION

Control card 1 generates the system clock and system timing signals. A block diagram of the circuitry on control card 1 is in figure B-1.




Figure B-1. Block diagram of control card 1 circuitry.

Ul3A forms the active element of a 38.4 kHz crystal controlled oscillator. Ul1 is a programmable binary counter which divides the clock by a factor of 9,600 to generate the basic 4Hz system clock. By changing the programming pins of Ul1 other clock frequencies can be obtained. The 4Hz clock is divided in binary increments by U9 to provide seven lower frequency clocks.

U13E, U15B and U13F gate STATUS with SYSCLK to generate GCLK which inhibits a conversion while the LPS-16 is writing a file gap. The propagation delay of U15C is used to delay GCLK to produce DGCLK.

START 2 is an output of control card 2 which initiates the recording of a digital data word. Monostable multivibrator (MSMV) U7A is triggered by the rising edge of START 2 to generate a 16-microsecond pulse SRLOAD. SRLOAD goes to the digital data bus where it is used to load shift registers which transfer digital data from a parallel format into a serial format required by the LPS-16. The falling edge of SRLOAD triggers MSMV U7B which generates another 16-microsecond pulse CTRRST. CTRRST goes to the digital data bus where it is used to reset counters.

WRTCLK and RCRDGP are gated by U15A to produce a set of 16-bit clock pulses. The 16-bit clock is gated with DIGIT by U15D so that the 16-clock pulses are fed to U5A only when digital data is to be recorded. MSMVs U5A and U5B delay the 16 gated clock pulses by 0.5 millisecond to provide DEDCLK. DEDCLK is used as a clock for the shift registers on digital data cards.

An R-C time constant combined with U13B and U13C generate a 10-second pulse PWRON which is inverted by U13D to generate LDFWRD. LDFWRD goes to the LPS-16 to load forward the cassette tape to eliminate slack. PWRON resets the presettable counters on control card 2.

All inputs to contol card 1 are pulled up to the positive power supply by 120-kilohm resistors.

Control card 1 was wire-wrapped on a Cambion 715-1005-01 type card. Component carriers were utilized to mount discrete components.

# CONTROL CARD 2 DESCRIPTION

Control card 2 generates the channel addresses and control signals necessary to operate the LPS-16. A block diagram of the circuitry on control card 2 is in figure B-2.




Figure B-2. Block diagram of control card 2 circuitry.

U22 and U24 are connected as an 8-bit presettable binary counter. PRSTØ through PRST7 are the preset lines which are connected to the front panel start address switches. PWRON or an internal preset are gated by U14B to initialize the counter to the values on the preset lines. The counter is incremented by GCLK.

The output lines of the counter go to U15 and U16 where the CMOS levels are converted to transistor-transistor logic (TTL) levels required by PROM's U7 and U8.

U7 and U8 are bipolar fuseable link PROMs organized in a 256-word by 4-bit structure. All inputs and outputs are TTL compatible. The 8 bits of address required for the 256 words are provided by U15 and U16. U7 stores the 4-bit address required by the LPS-16 analog multiplexer and the digital channels. Only 2 bits of U8 are used for control purposes. One bit selects analog or digital recording and the other bit is used to reset the address counters. The outputs of U7 and U8 are open collector.

The address and control bits are converted back to CMOS levels by U5 which is a TTL hex inverter with open collector outputs.

Since U5, U7, and U8 are bipolar they would normally present a large load on the power supply. However, by turning the power on for only a very short period of time and storing the data into a low-power dissipation CMOS data latch, the total power dissipation can be kept small. GCLK triggers MSMV U21B to generate a 1-millisecond pulse which turns on power to U5, U7, and U8.

The outputs of U5 are stored in CMOS data latches U12 and U13. The clock which strobes the data into the latches is provided by U14A and U21A. The U14A provides an additional delay in DGCLK which triggers MSMV U21A to generate a pulse shorter in length than that produced by U21B. The delay introduced by U14A and the shorter pulse generated by U21A guarantee that the data strobed into U12 and U13 is valid. A timing diagram of the pulse relationships is in figure B-3.




Figure B-3. Control card 2 timing diagram.


The analog/digital control bit of Ul3 is gated with the output pulse of U21A in U14C or U14D to generate a digital (START 2) or analog (CONVRT) conversion pulse.

A series regulator is used to produce the +6VDC required by U15, U16, U5, U7, and U8.


Inputs PRSTØ through PRST7 are pulled down to power supply ground by 120-kilohm resistors. All other inputs are pulled up to the positive power supply by 120-kilohm resistors.

Control card 2 was wire-wrapped on a Cambion 715-1011-01 type card. Component carriers were utilized to mount discrete components.

CONTROL CARD 1 LAYOUT



#### CONTROL CARD 2 LAYOUT



## CONTROL CARD 1

		WIRE	LIST		
FROM	TO	COLUR	FROM	10_	COLOR
C19	C54	RED	C21	C56	BLACK
C19	W	W Jewani	C51	X	
C54	Y		C56	2	
Nas	0   5	l estu t	92.	8 52	o de la consta
45/16	U5/P	ELVIE	u5/8	u5/6	b     31-13
u7/16	U7/P	SABU	u7/8	u15/6	o lanela
49/14	u9/P	13.00	u9/7	49/G	b buell
412/2	u12/P	L SAS	410/11	410/6	D 511814
u13/14	413/P	I HACID	413/7	U13/6	6154
415/14	u15/P	U TELUCIE	u15/7	415/G	SILPL
	E) (E.			20.	1 11/6
45/3	us/13	or the color of	45/12	u5/4	PAPL
45/13	45/16	U Falkarus I	u5/4	u 5/6	0 1 212
u7/3	47/13		47/12	47/4	a lave
U7/13	47/16		47/4	47/6	b PAPA
				5.00	EXPL
416/8	416/5	W. L. STUBOLL	414/7	4/4	8/8/10
416/5	416/3	B T PR D T	414/4	414/1	10/2/10
416/3	416/2	u   818   u	414/1	414/G	
416/2	416/1	V 1 150 10 1	ави	80 LE \PI	1 3\p/
416/1	416/P	K 1 200 0	49/2	49/6	in later
	at a	r i navil		96.8	out anest
46/8	46/6	0 1500	nolis	410/5	art eac
46/6	46/4	E I SHOW I	410/5	410/2	MA SAMO
46/4	46/2	v Harav I	410/2	UIO/G	40\ pr.
46/2	u6/P	PATE 1	411/6	411/5	W ENPRO
	19/15		U11/5	411/3	W STELL
414/8	u14/5	a partir	411/3	411/2	U Elstu
414/5	414/P	1364	411/2	UII/G	U PAPID
	6 /16	D   E149 F	u11/11	411/14	W DIVERD
410/14	410/15	6 1 11/90	411/14	un/G	W PARIA
41/014	410/6	5 (39/2 b)	412/5	412/11	W 8/81W
410/6	410/3	W 181/00 1	412/11	412/12	W 101181W
u10/3	410/P	4	412/12	41/214	•

## CONTROL CARD 1 WIRE LIST

1		l s. l	1	WIRE LIS		TO	COLOR
	FROM	TO	COLOR		FROM 412/14	412/15	BLACK
	411/12	u11 15	RED			412/6	BLUCK
	411/15	UII/P			U12/15	412/6	
	*					C.8	GREEN
	45/10	C52	BLUE		u7/5		GREEN
	47/6	C38			U15/13	C7	M BIV
	U7/10	C40			415/2	C6	A 10 90/3
	415/10	C42			415/1	C5	H FIVE
	413/12	C45	10.10		415/5	C4	515
	412/3	C70	The state of		413/11	CIG	A FILE
	49/12	C69	R STAG	W.	416/9	u7/5	W   W
	49/11	C68			416/14	415/13	
	49/9	C67	Set		416/15	415/2	8/3 W
	u9/6	C 66	D LAN		416/16	415/1	BU ELVS
	49/5	C65	n   20/6		416/12	u15/5	4 8/5
	4/9	C64	P 1 11/		414/12	413/11	-
	49/3	C63					
	u13/8	C49	PO 1 271	60	413/12	415/9	URANGE
	413/6	C48	4	0.7	415/9	U15/8	a letus
		1.00	4 14	Lu I	415/3	415/12	B E1-03
	414/2	414/3	CRANGE		415/11	u5/5	E STUR
	414/2	413/2	W   S\1	Le la	45/6	45/11	11/00
	414/15	414/16			45/1	46/5	
	414/16	A 8	u silo		46/11	46/12	ar I levi
	414/13	414/14	W   2 ha		46/12	45/2	
	414/14	D8	2 1 553		45/15	46/7	# 1 m
	414/13	413/1	4 (1 25)		47/10	46/9	E
	u13/2	412/6	1 3 4		46/10	u5/14	
	u12/3	49/1	510		47/6	47/11	u sys
	414/9	414/10	5/2		u7/1	46/1	(a/s   u)
	414/10	413/3	11/1		46/15	46/16	
	413/4	413/5	in this		46/15	47/2	0.0
	u13/6	413/9	u light	4	47/15	46/3	v lute
	U13/10	415/6	in links		46/13	46/14	W No.
	U15/4	413/13	1		46/14	47/14	4
	1 -17 1	-,					

## CUNTROL CARD 2 WIRE LIST

		WIRE LIS	A STATE OF		
FROM	TO	COLOR	FROM	TO	COLOR
C19	C54	RED	C21	C56	BLACK
C19	W	religion de la constantina della constantina del	C21	X	o la envala
C54	Y	A 1. What or	C56	Z	
				C 51\4	4 60
44/16	U4/P	1/1/02	U5/7	413/G	0 1 50.4
412/16	412/P		47/8	u15/6	
W13/16	413/P	20 2	u818	416/6	
414/14	U14/P	e explusion	415/8	nso/e	0.00
419/1	419/P		413/8	uzi/G	1000
420/2	4/05n		414/7	9/25n	1124
421/16	421/P	Harris Day	415/8	u23/6	100
1122/16	U22/P	H 1 151 0	416/8	424/G	1000
U23/1	423/P		419/2	419/6	14 /4 1
424/16	424/P	101 713 601	421/8	451/6	ARI
		E S MA MA	u22/8	U22/G	
412/6	412/16	at an and	124/8	1124/G	24.1 21-14
413/6	413/16			11/5	W THAT
419/4	419/1		47/13	47/14	10-1-1-1-23
1120/12	11/0511	2.19.50	47/13	u7/8	
1150/11	420/10	10 10 1 Sul	48/13	41/24	w torres
420/10	u20/4		48/13	8/8	
u20/4	420/2		413/13	41/81	
421/5	421/3	- 1 ann sud	413/14	413/8	SI-T BIRTH
u21/5	421/11		115/11	415/14	10 11/05
421/11	421/13	PARSO I	415/11	415/8	DE 18155
u21/13	421/16		416/11	416/14	W 15/55
423/8	423/7		u16/10	416/8	e Jast
u23/7	u23/6		u22/14	U22/8	14   E333 L
423/6	423/5	8 ( 2 H ( ) 1	424/14	u24/8	V
u 23/5	423/4	5 10 20 1			W STF
u 23/4	u23/3	a laye a	419/10	45/14	AETTOM
423/3	u23/2	1 2 a 2	45/14	47/16	U THE
423/2	423/1	2 1 2 No. 10	47/16	48/16	No. 1 Steel
424/4	424/16	¥ \	1 419/7	419/13	+

# CONTROL CARD 2 WIRE LIST

		. ~ ~ .	VC 1121			1
FROM	TO	COLOR			-	COLOR
44/16	44/15	RED		u19/13	U15/1	YELLOW
44/15	4/14			415/1	416/1	
u4/14	44/13			46/14	45/14	•
4/13	4/12					
44/12	4/11	1 +		414/1	CIO	GREEN
				414/1	420/6	0.75
1/2/1	C52	BLUE		414/5	CIZ	
412/2	C49			414/5	42017	
412/10	C50	116		421/12	C17	
412/11	C51			151/15	420/5	0.54
u13/2	C47			u22/15	C.5	
u13/3	C48			U22/15	u23/14	in the state
414/10	C 43			u22/1	C6	13 1 1 1 1 1 2 1
414/11		•		422/1	U23/15	
		1.75		422/10	C7	
424/5	1121/12	ORANGE		u22/10	u23/13	
424/11	uz2/11			422/9	C8	
422/11	4/4			422/9	U23/12	
424/13	u22/4	THE WAY		uz4/15	CI	
U24/12	2/550			u24/15	423/9	
424/3	u16/3			u24/1	CZ	
424/2	u16/5			u24/1	423/16	
u24/6		10.0		424/10	C3	
424/7	416/9			U24/10	423/10	
u22/3	u15/3	will inter		u24/9	C4	
u22/2	u15/5	a tha		uz4/9	u23/11	•
u22/6	u15/7					
u22/7	u15/9	911 916		U7/7	u8/7	ORANGE
u7/1	1/811			u7/15	u8/15	Sur Harris
u7/2	u8/2			416/2	48/5	
u7/3	u8/3			416/4	48/6	
47/4			5.7	416/6	u 8/7	( E\P. E
u7/5				416/10	47/4	0 1 105
u7/6				u15/2	U7/3	+

		Tell
FROM	TO	COLOR
415/4	u7/2	ORANGE
415/6	47/1	
415/10	47/15	9
47/12	46/1	
47/11	46/2	1 4
47/10	46/3	18888
47/9	46/4	
47/12	u5/1	
u7/11	u5/3	
u7/10	u5/5	3
u7/9	u5/9	<b>* 3 3 3 3</b>
48/12	46/5	
u8/11	46/6	
48/12	45/11	
us/11	45/13	9
45/2	44/1	\$
us/4	44/6	18864
u5/6	44/5	
u5/8	4/4	
45/10	44/3	3
45/12	44/2	គេខាន់ជា
45/2	412/4	
45/4	412/7	
45/6	412/13	
U5/8	112/14	
45/10	413/4	8
45/12	413/7	1000000
421/10	419/8	
419/9	419/11	
419/16	419/15	
419/15	419/14	1 5 16 5 15 1
414/2	414/1	
414/3	421/4	
421/1	420/1	V

	. 1 1 1 2 2 2 2 2
TO	COLOR
41/0211	ORANGE
421/2	
420/3	
u20/13	20-20-18
41/151	518
413/5	東京製造
412/5	
414/13	
414/9	
4/12	
414/12	44
414/6	V
	uzo/16 uz1/2 uzo/3 uzo/13 uzo/13 uz1/14 u13/5 u12/5 u14/13 u14/9 u14/12 u14/12

#### WIRE WRAP CONVENTIONS

Top of card is ground:
Bottom of card is +12VDC.

RED -+12VDC BLACK -Ground YELLOW-+6VDC ORANGE-On card

ORANGE-On card signals BLUE -Output lines GREEN -Input lines

All sockets are 18 pins-one power(P) pin, one ground(G) pin, and 16 IC pins. On sockets where 14 pin IC's are installed, the two extra pins are not counted; so the wire list gives IC pin numbers not socket numbers.


## EDGE CONNECTOR WIRING LIST

N C	n O ANA OUI	2	ı m	4	5	9	7	80	6	10	11	12	13	14	15	52-ANAGND		54-+12VDC		56-PWRGND														
DGE	30-Ch	38-	39-	-04	41-	42-	43-	-77	45-	-97	47-	-84	-67	-05	51-	52-4	53	54-4	55	26-F	57	28	29	09	61	62	63	99	65	99	67	89	69	70
Y C	1-Ch 0 ANA IN	3- 2	4- 3	5- 4	6- 5	9 -1	8- 7	8 -6	10- 9	11- 10	12- 11	13- 12	14- 13	15- 14	16- 15	17-ANAGND	18	19-+12VDC	20	21-PWRGND	22	23	24	25	26-CHADRO	27-CHADR1	28-CHADR2	29-CHADR3	30	31	32-DEDCLK	33-SRLOAD	34-CNTRST	35-SERDAT
2 EDGE CONNECTOR	30-(SIAIUS)	38-(WRTCLK)	39-(LDFWRD)	40-(SERDAT)	41	42	43-CONVRT	77	45-START2	94	47-DIGIT	48-DATSEL	49-CHADRO	50-CHADR1	51-CHADR2	52-CHADR3	53	54-+12VDC	55-(GND)	56-GND	57	58	59	09	61	62	63	99	65	99	29	89	69	70
2	2-PRSTO	3-PRST2	4-PRST3	5-PRST4	6-PRST5	7-PRST6	8-PRST7	9-(+12VDC)	10-DGCLK	11	12-PWRON	13	14	15	16	17-GCLK	18	19-+12VDC	20	21-GND	22	23	. 24	25	56	27	28	29	30	31	32	33	34	35
EDGE CONNECTOR	37	38-SRLOAD	39	40-CTRRST	41	42-DGCLK	43	77	45-GCLK	94	47	48-PWRON	49-LDFWRD	50	51	52-DEDCLK	53	54-+12VDC	55	56-GND	57	58	59	09	61	62-(SYSCLK)	63-1/32 Hz	64-1/16 Hz	65-1/8 Hz	2H 7-99	67-½ Hz	68-1 Hz	69-2 Hz	70-4 Hz
CONTROL CARD 1	1 6	ı m	4-SYSCLK	5-WRTCLK	6-RCRDGP	7-DIGIT	8-START2	6	10	11	12	13	14	15	16-STATUS	17	18	19-+12VDC	20	21-GND	22	23	24	25	26	27	28	29	30	31	32	33	34	35

Signals in parenthesis are available on the connector but not used on the board at that pin.


LPS-16 INTERCONNECTIONS


Control           Card 2         LPS-16         Bus Edge         LPS-16           Connector         Signal         Color         Connector         Connector           36         STATUS         Red         F         36         0         Brn         23           37         RCROSP         Yel         N         37         1         Org         21           39         LDFWRD         Cry         L         39         3         Vio         19           40         SERDAT         Red         Z         40         4         Wht         17           40         SERDAT         Yel         V         44         Wht         17           40         SERDAT         Yel         V         4         Wht         17           45         STARTZ         Blu         X         42         6         Org         14           48         DATSEL         Gry         Y         44         8         Vio         12           50         CHADR         Yel         Yel         14         Wht         11           51         CHADR         Blk         K         49         H		Control	col	The same of the sa		Signal		
Color   Connector   Connecto	Control			The state of the s	Data			
Color   Connector   Con	Card 2			LPS-16	Bus Edge			LPS-16
Red F Yel N Blu B Gry L Red Z Yel U Blu X Gry Y Red 19 Yel 20 Blu 21 Gry 22 Red 15 Blu 21 Gry 22 Red 15 CHRST(10); RDM/ SEQ(T)	Connector	Signal	Color	Connector	Connector	CHNL	Color	Connector
Yel N Blu B Cry L Red Z Yel U Blu X Gry Y Red 19 Yel 20 Blu 21 Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) CHIRST(10); RDM/ SEQ(T)	36	STATUS	Red	E-I	36	0	Brn	23
Blu B  Gry L  Red Z  Yel U  Blu X  Gry Y  Red 19  Yel 20  Blu 21  Gry 22  Red 15  Blk K  rounded at recorder  ANAGND(M); STROBE  (13); DEVSEL (16)  CHIRST(10); RDM/ SEQ(T)	37	RCRDGP	Yel	Z	37	1	Org	21
Gry L Red Z Yel U Blu X Gry Y Red 19 Yel 20 Blu 21 Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) SEQ(T)	38	WRTCLK	Blu	В	38	2	Grn	20
Red Z Yel U Blu X Gry Y Red 19 Yel 20 Blu 21 Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) SEQ(T)	39	LDFWRD	Gry	1	39	3	Vio	19
Yel U Blu X Gry Y Red 19 Yel 20 Blu 21 Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) SEQ(T)	40	SERDAT	Red	2	07	7	Wht	17
Blu X Gry Y Red 19 Yel 20 Blu 21 Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) SEQ(T)	43	CONVRT	Yel	n	41	2	Brn	15
Gry Y Red 19 Yel 20 Blu 21 Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) SEQ(T)	45	START2	Blu	×	42	9	Org	14
Red 19 Yel 20 Blu 21 Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) CHIRST(10); RDM/ SEQ(T)	84	DATSEL	Gry	Y	43	7	Grn	13
Yel 20 Blu 21 Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) GHIRST(10); RDM/ SEQ(T)	67	CHADRO	Red	19	77	20	Vio	12
Blu 21 Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) GHIRST(10); RDM/ SEQ(T)	20	CHADR1	Yel	20	45	6	Wht	=======================================
Gry 22 Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) CHIRST(10); RDM/ SEQ(T)	51	CHADR2	Blu	21	97	10	Brn	6
Red 15 Blk K rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) CHIRST(10); RDM/ SEQ(T)	52	CHADR3	Gry	22	47	11	Org	7
rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) CHIRST(10); RDM/ SEQ(T)	54	+12VDC	Red	15	87	12	Grn	9
rounded at recorder ANAGND(M); STROBE (13); DEVSEL (16) CH1RST(10); RDM/ SEQ(T)	55	GND	Blk	Ж	67	13	Vio	5
ANAGND(M); STROBE (13); DEVSEL (16) CH1RST(10); RDM/ SEQ(T)	Alternate		counded a	it recorder	20	14	Wht	3
ANAGND(M); STROBE (13); DEVSEL (16) CH1RST(10); RDM/ SEQ(T)	end.)				51	15	Blk	1
(13); DEVSEL (16) CHIRST(10); RDM/ SEQ(T)	t recorde	r-ground:	ANAGND (	(M); STROBE	52	GND	*	2, 4, 8, 10
		+12VDC:	(13); I	EVSEL (16) (10); RDM/				16, 18, 22, 24, 24,
			SEQ(T)		(*Alter	nate col	lors are	all ground.)




B-16

#### CHASSIS WIRING SCHEMATIC DIAGRAM







#### PROM PROGRAMMING INSTRUCTIONS

Two PROMs are used on the control card. One provides the channel address (4 bits) and the other provides the control bits (2 bits). Two bits on the control PROM are not used. To code the PROM properly, the first step is to determine the channel sequence desired for the test and whether the channel is analog or digital. Next, determine the first available address of the PROMs to be programmed. Enter this on the VPR PROM PROGRAM SHEET (see page B-21). Also, enter the start address at the appropriate point in the first column of the table. Starting at this point enter the channel address in hex, the analog (=1) or digital (=0) control bit, and the continue (=0) control bit in the table. After all channels are entered, the next address is set to the channel address and analog/digital control bit setting of the start address channel, but the reset (=1) control bit is set. The control bit settings are then converted to hex.

Once the table entries are completed, the PROM may be programmed using the PRO-LOG Series 90 programmer with personality module for a 3601 PROM. Instructions for doing this are contained in reference 5. The PROMs used are fuseable link, so if a mistake is made or changes are required, a new section of PROM may have to be programmed. The unprogrammed state of the PROM is a 0. Once a 0 is changed to a 1, it can never be reversed. However, a 0 may be changed to a 1 at any time to correct or modify a program.

An example program sequence is shown coded on the VPR PROM PROGRAM SHEET. The first available address was 3C(hex). The desired sequence was (channel number/Analog or Digital): 4A, 0A, 4A, 8D, 4A, 13D, 4A, 0A, 4A, 8D, 4A, 14D, 4A, 0A, 4A, 8D, 4A, 13D, 4A, 0A, 4A, 8D, 4A, 15D, Reset. If the basic rate is R, then channel 4 is sampled at R/2, channels 0 and 8 at R/6, channel 13 at R/12, and channels 14 and 15 at R/24. The program uses 25 memory positions.

#### VPR PROM PROGRAM SHEET

PROM NO: \$\\\ \phi \rightarrow \rightarrow

ADRS   ADRS   ADRS   BITS   WORD   HEX   TYPE   HEX   R=1   A=1   HEX    O	PROM	CHNL	CHNL	CTRL	CTRL	PROM	CHNL	CHNL	CTRI	L	CTI
HEX TYPE HEX R=1 A=1 HEX  O 1						ADRS					WO
1 2 3 8 8 8 C C D E F T T T T T T T T T T T T T T T T T T			HEX	R=1 A=1	HEX	HEX	TYPE	HEX	R=1 /	A= 1	HE
1 2 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	0					8					
2 3 6 6 7 C D D E F F O O O O O O O O O O O O O O O O O						9					
3 4 5 6 7 8 9 A B 3 C D E F						A					
5 6 7											
E F  8 9  A B  3 C HA H O I I  E HA H O I I  E HA H O I I  S B B C O O  F C HA H O I I  S B B C O O  A C O I I  B C O O  A C O I I  B C O O  C O O I  C O O I  C O O O I  C O O O I  C O O O O O  B O O O O  B O O O O  C O O O O  C O O O O  C O O O O	4										
F 0 1 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	5										
8 9 A B O 1 2 3 C HA HA H O I D OA O O I E HA H O I E HA H O I I B O O O O O O O O O O O O O O O O											
3 C											
A B  3 C											
B  3 C											
3 C											
D			11	0 1				-			-
E											
F   8D   8   C   O   O   T   O   O   O   O   O   O   O											
1   13D   D   O   O   O     2   4A					0						
1 13D D O O O O O O O O O O O O O O O O O O		-			+						
2 4A 4 0 1 1 B 3 0A 0 0 1 1 B C 5 8D 8 0 0 0 D 6 4A 4 0 1 1 E 7 14D E 0 0 0 F  8 4A 4 0 1 1 1 2 B 8D 8 0 0 0 0 C 4A 4 0 1 1 2 B 8D 8 0 0 0 0 E 4A 4 0 1 1 5 E 4A 4 0 1 1 6 VF 0A 0 0 1 1 8 1 8D 8 0 0 0 0  5 0 4A 4 0 1 1 8 1 8D 8 0 0 0 0  5 0 4A 4 0 1 1 8 1 8D 8 0 0 0 0 2 4A 4 0 1 1 8 3 15D F 0 0 0 B V 4 8 2 7 4 1 1 3 3 C D E					1	9					
3			4			A					
5 8 D 8 O O O D D E E S S D S O O O O O O O O O O O O O O O O			0		i						
6		1			1						
7 14D E OO O F  8 4A 4 OI I 9 0A 0 OI I A 4A 4 OI I B 8D 8 0O O C 4A 4 OI I D 13D D 0O O E 4A 4 OI I VF 0A O OI I 1 8 1 8D 8 0O O  5 0 E 4A 4 OI I 8 1 8D 8 0O O  5 0 E 4A 4 OI I 8 1 8D 8 0O O  7 0 0 0 0 0 0  8 0 0 0 0  9 0 0 0 0  1 1 A A 1 1 SD F OO O B  V 4 Quest 4 I I 3 C D E	5				0						
8							1 11574				
9 0A 0 0 1 1 2 1 2 1 B 8D 8 0 0 0 0 3 3 C 4A 4 0 1 1 6 5 E 4A 4 0 1 1 7 5 0 4A 4 0 1 1 8 8 0 0 0 0 9 1 1 8 5 0 0 0 0 9 1 1 8 15D F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0									-		-
A 4A 4 0 1 1 2 3						100					
B SD 8 00 0 3  C 4A 4 0 1 1 4  D 13D D 00 0 0 5  E 4A 4 0 1 1 6  VF 0A 0 0 1 1 7  50 4A 4 01 1 8  1 SD 8 00 0 9  2 4A 4 0 1 1 A  3 15D F 00 0 B  V 4 Quet 4 1 1 3 C  D E											
C 4A 4 0 1 1 4 5											
D 13D D 00 0 0 5 6 VF 0A 0 0 1 1 7 8 1 8 1 1 8 1 8 00 0 0 9 1 1 1 A 1 3 15D F 00 0 B E	_								-		
E 4A 4 0 1 1 6 7 7 50 4A 4 0 1 1 8 9 9 1 1 1 8 9 9 1 1 1 8 9 9 9 1 1 1 1											
VF OA O D   1 7 50 4A 4 O 1 1 8 8 9 9 9 1 1 1 3 15D F OO O B B C C D E C C D E C C D E C C C D E C C C C					1						
50 4A 4 01 1 8 11 8D 8 00 0 9 2 4A 4 01 1 A 3 15D F 00 0 B V 4 Quet 4 1 1 3 C 5 6 E			and the same of th								
1 SD 8 00 0 9 A A 3 15D F 00 0 B C D E		4A	4		1						
3 15D F OO O B V 4 Quest 4 1 1 3 C D E	11	A CONTRACTOR OF THE PARTY OF TH		00	0	9					
V 4 Quet 4 1 1 3 C D E											
5 6 E E				P	0			-	+		-
6   E   E		Beset	4	11	-3						
	7					F					

#### APPENDIX C - PLAYBACK SYSTEM DATA FORMAT

The output of the LPS-16R is a parallel 16-bit word. The computer compatible tape unit records 8-bit bytes. The tape unit adds an 18-byte header as the first record of the file. A full record contains 2,048 bytes while a partial record will contain at least 18 bytes (padded with zeros to get 18 if necessary). There is no limit on the number of records a file may contain, but there will always be a minimum of two records (a header record plus one data record).

The format of the header byte is 12480000 where the 1, 2, 4, and 8 refer to the binary coded decimal (BCD) value of the header digit and the four least significant digits are always 0. Bytes 1 to 10 contain the ten possible header values and bytes 11 to 18 are all zeros.

The format of the first byte of a data word is 45678901 where 4, 5, 6, 7, 8, 9, 10, and 11 are the bit numbers of the 12-bit 2's-complement data word. The format of the second byte is ABCD0123 where 0, 1, 2, and 3 are the remaining bit numbers of the 12-bit 2's-complement data word and A, B, C, and D are the four address bits with binary weights of 1, 2, 4, and 8 respectively. The 2's-complement data for an analog channel is decoded as

1	1												
1	0	9	8	7	6	5	4	3	2	1	0		
1	0	0	0	0	0	0	0	0	0	0	0	+5.0000	1
1	1	0	0	0	0	0	0	0	0	0	0	+2.5000	
1	1	1	1	1	1	1	1	1	1	1	1	+0.0024	
0	0	0	0	0	0	0	0	0	0	0	0	0.0000	
0	0	0	0	0	0	0	0	0	0	0	1	-0.0024	
0	0	1	1	1	1	1	1	1	1	1	1	-2.5000	
0	1	1	1	1	1	1	1	1	1	1	1	-4.9976	

#### APPENDIX D - DETAILS OF READOUT UNIT

A block diagram of the readout unit is in figure D-1. The LPS-16R inputs and outputs are TTL compatible so the readout unit was constructed using TTL devices. The four address lines go directly to a binary to binary coded decimal (BCD) converter. The converter drives a latched display which holds the address until the next word is output. The data lines are coded in 2's-complement format. The most significant bit indicates the sign of the data. This bit is used to drive eleven gated inverters which invert the other data bits if the sign is negative and do nothing if the sign is positive. Thus, the 2's-complement data is converted to straight binary plus a sign bit. The binary data then goes to a binary to BCD converter which in turn drives the data display. The WORD SYNC signal from the LPS-16R is used to latch the data and address displays. A push button on the front panel of unit is connected to a monostable multivibrator which generates a short pulse to advance the LPS-16R to the next word on tape when desired.

In order for the LPS-16R to read a single word from tape, a file gap must be recorded after every word. This is accomplished by setting the proper jumper on the formatter card of the LPS-16. With a file gap written after every word the maximum recording rate is two channels per second and a tape will hold only 60,000 words. If the file gap is not set for a gap after every word, the readout will display only the last word in the file.




Figure D-1. Block diagram of readout unit.

#### APPENDIX E - DETAILS OF CALCULATOR INTERFACE

A block diagram of the calculator interface is in figure E-1. A Hewlett-Packard 98032A 16-bit parallel interface card is used with the 9825 calculator. All inputs and outputs of the 98032A are designed to work with open collector TTL ICs. The inputs and outputs of the LPS-16R are not open collector compatible. The 16 data lines from the LPS-16R are buffered by open collector drivers before going to the 98032A. Reading of data is initiated by setting CTLO of the 98032A high. This action resets the pulse counter and turns on the EXT START line of the LPS-16R which begins the reading process. As each word is output, the WORD SYNC increments the counter and is buffered by an open collector driver setting PFLG which tells the interface to latch the data. After 2,040 words are output by the LPS-16R, the counter output goes low, turning off the EXT START which stops the LPS-16R. At the same time, the EXT START signal is gated to EIR which tells the calculator the data transfer is complete. The calculator may then process the 2,040 words. If the end of data is reached before 2,040 are counted, a missing pulse detector combined with a 3-second delay circuit triggered by EOF detects this and is gated to EIR to tell the calculator the data transfer is complete.




Figure E-1. Block diagram of calculator interface.

#### APPENDIX F - ABBREVIATIONS

A/D = analog to digital BCD = binary coded decimal

CMOS = complimentary metal oxide semiconductor

MSMV = monostable multivibrator

PCM = pulse code modulation

PROM = programmable read-only memory

TTL = transistor-transistor logic

VMS = vehicle monitoring system

VPR = vehicle performance recorder

### APPENDIX G - DISTRIBUTION LIST

### TECOM Project No. 5-CO-APO-VPR-101

Addressee	Final Report
Commander	
US Army Test and Evaluation Command ATTN: DRSTE-AD-I DRSTE-AD-M DRSTE-SG-A	3 1 1
Aberdeen Proving Ground, MD 21005	
Commander US Army Jefferson Proving Ground ATTN: STEJP-TD Madison, IN 47251	i i
Commander US Army Yuma Proving Ground ATTN: STEYP-MMI Yuma, AZ 85364	1
Commander US Army White Sands Missile Range ATTN: STEWS-PL/ID New Mexico 88002	2-18 2-18 2-18 1
Commander US Army Dugway Proving Ground ATTN: STEDP-PP Dugway, UT 84002	TO I
Commander US Army Cold Regions Test Center ATTN: STECR-TD APO Seattle 98733	AND
Commander US Arm, Tropical Test Center ATTN: STETC-TD-M APO, Miami 34004	1
Commander US Army Electronics Proving Ground ATTN: STEEP-MT-1 Fort Huachuca, AZ 85613	1

Addressee	Final
Addressee	Report
Commander	
US Army Aircraft Development Test Activity	
ATTN: STEBG-PO	1
Fort Rucker, AL 36362	
Commander	
US Army Training and Doctrine Command ATTN: ATCD-TC-I	1
Fort Monroe, VA 23651	berdoen Pressing British
Director	
US Army Ballistic Research Laboratory	
ATTN: DRDAR-TSB-S	2
DRDAR-EB Aberdeen Proving Ground, MD 21005	1
Aberdeen Floving Ground, Fib 21005	
Commander	
US Army Aberdeen Proving Ground	
ATTN: STEAP-MT-G	34166 33 800
STEAP-MT-G (Mr. Francis)	10
STEAP-MT-M	1
STEAP-MT-X	1
STEAP-MT-O	1
STEAP-MT-U	1
Aberdeen Proving Ground, MD 21005	
Commander	
Defense Documentation Center for	
Scientific and Technical Information	
ATTN: Document Service Center	2
Cameron Station	
Alexandria, VA 22314	